- Forums
- »
- IC Design General Discussion
- »
- Do you use assertions in verification?
|
Viewing 1 to 3 (3 Total) Do you use assertions in verification? |
|
|---|---|
bmoyerTotal Posts: 39
Joined: Dec 2009
|
It's said that assertions are useful, but hard to write. Do you agree? Does that stop you from using them? We covered some attempts to make assertions easier to use this week; do they address your issues?
Posted on 2010-06-29 17:56:57 at 2010-06-29 17:56:57
|
RemyTotal Posts: 8
Joined: Feb 2010
|
Comment on the car driver exampleThe example of the car driver shows that before coding assertion verification, you must have a specification that describes the expected behavior. All the assertions made after that should be based on the requirements of the specification.
Posted on 2010-07-01 06:01:47 at 2010-07-01 06:01:47
|
cvcblrTotal Posts: 5
Joined: Aug 2010
|
More interest with NextOp/ZocaloWe see lot of interest locally in India on NextOp and Zocalo kind of technologies for auto-generation/identification of assertions.
Posted on 2010-08-19 17:39:25 at 2010-08-19 17:39:25
|