| Categories | Last Post | Topics | Messages | |
|---|---|---|---|---|
FPGA General Discussion |
Any reason not to create a test bench
By raysalemi
on Mar 10
|
33 | 98 |
| Categories | Last Post | Topics | Messages | |
|---|---|---|---|---|
Embedded General Discussion |
The Zii Egg & ZMS 5
By Lord Loh.
on Mar 05
|
12 | 47 |
| Categories | Last Post | Topics | Messages | |
|---|---|---|---|---|
IC Design General Discussion |
DvCon: Experiencing Checkers for a Cache Controller Design
By SystemVerilog
on Mar 03
|
15 | 24 |
| Categories | Last Post | Topics | Messages | |
|---|---|---|---|---|
Other TopicsThis forum is for pretty much anything you want to discuss that doesn't fit into one of the main topic areas. |
Best and worst of being an engineer
By Dick Selwood
on Jan 12
|
1 | 1 | |
Announcements |
New book: SystemVerilog Assertions Handbook, 2nd Edition
By SystemVerilog
on Mar 03
|
3 | 4 |