Back to Editors' Blog

Ready for More Inspection

by Bryon Moyer

April 27, 2012 at 12:03 PM

Not long ago we covered a set of inspection tools announced by KLA-Tencor. They have recently announced yet another inspection tool, which they call CIRCL. The idea is that it’s actually three or four tools in one, with stations for frontside, backside, and edge inspection as well as one for spot check and review all integrated into one cluster, with loaders for up to three lots at a time.

(And yes, apparently backside matters. Years ago when I worked in the fab, it was particles on the frontside that were a problem. These days, a particle on the back can actually have noticeable effects on the front. That’s just crazy…)

These stations can be run in parallel, either for a single lot, with each wafer making the rounds, or for three lots, with each lot occupying a station.

This setup is intended to identify defects of 5 µm or larger, whether particles or defocus issues or any of a host of problems that may indicate that adjustments are necessary to the equipment before yield drops.

The system includes user-programmable logic that helps minimize inspection: the results of the first inspection will determine which other inspections are needed; the user-programmed logic drives that decision. So if a wafer looks clean to start with, it gets little further attention; if there are problems seen, then the nature of those problems determines where the wafer will spend extra time.

Just to contrast this setup with the ones we discussed before, this is a rougher inspection – meaning it goes more quickly, at 155 wafers per hour, inline. The others are inline as well, but they look for defects on the scale of the design rules – much smaller, so they take longer, and therefore lots are sampled more sparsely than they are for CIRCL inspection.

You can find more information in their release

Channels

Manufacturing. Semiconductor.

 
    submit to reddit  



Related Articles

FPGA-Prototyping Simplified

Cadence Rolls New Protium Platform

by Kevin Morris

System on Chip (SoC) design today is an incredibly complicated collaborative endeavor. By applying the label System to the chips we design, we enter a...

An Irregular Street Scene

Plasma-Therm Proposes Plasma Dicing

by Bryon Moyer

A silicon wafer will always be patterned with a perfect grid of rectangular dice. Its so obvious that you even have to think about...

chipKITs and JPEGs

IP in Space and Open Source Board Buildin

by Amelia Dalton

It's time to break out the sparklers, an arc welder or two, and your best space suit - Fish Fry is here to celebrate! We're...

Crossbar RRAM Tweaks Nonvolatile Memory

Unique Resistive Technology Set to Challenge NAND Flash

by Jim Turley

I gotta say, memory chips are boring.

And thats coming from a guy who lives and works in the chip business. Sure, I...

When Intel Buys Altera

Will FPGAs Take Over the Data Center?

by Kevin Morris

At the Gigaom Structure 2014 event last week, Intels Diane Bryant announced that Intel is integrating [Intels] industry-leading Xeon processor with a coherent FPGA...


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register