Back to Editors' Blog

14 nm Waking Up

by Bryon Moyer

April 30, 2012 at 12:48 PM

Even as we talk about the Common Platform Alliance’s 14-nm plans, others are also out there putting 14 nm into play. In March, imec announced delivery of what they claim to be the industry’s first process development kit (PDK) for 14 nm. Synopsys announced TCAD models for 14 nm about a week later.

These are actually rather different beasts; the imec delivery suggests the process is ready for circuits, whereas TCAD models would suggest the process is ready for development, with circuits to follow. There’s one obvious company that’s probably doing 14-nm circuit design now, but it’s a bit early for most others.

You can find more on imec’s announcement here and Synopsys’s announcement here.

Channels

EDA. Semiconductor.

 
    submit to reddit  



Comments:

You must be logged in to leave a reply. Login »

Related Articles

FPGA-Prototyping Simplified

Cadence Rolls New Protium Platform

by Kevin Morris

System on Chip (SoC) design today is an incredibly complicated collaborative endeavor. By applying the label System to the chips we design, we enter a...

An Irregular Street Scene

Plasma-Therm Proposes Plasma Dicing

by Bryon Moyer

A silicon wafer will always be patterned with a perfect grid of rectangular dice. Its so obvious that you even have to think about...

Analog Breakthrough?

Pulsic Automates Analog Layout

by Bryon Moyer

You are now entering the It cant be done zone. But, at least for the moment, Ill ask that you relax that axiom,...

chipKITs and JPEGs

IP in Space and Open Source Board Buildin

by Amelia Dalton

It's time to break out the sparklers, an arc welder or two, and your best space suit - Fish Fry is here to celebrate! We're...

Crossbar RRAM Tweaks Nonvolatile Memory

Unique Resistive Technology Set to Challenge NAND Flash

by Jim Turley

I gotta say, memory chips are boring.

And thats coming from a guy who lives and works in the chip business. Sure, I...

Related Blog Posts

Improved FPGA Tool Results

by Bryon Moyer

Plunify tries to get the best out of FPGA design tools

TSVs: Like Vias, Only 1000X Deeper

by Bryon Moyer

Lining a 50-nm-deep via can be tough. So imagine changing nm to m to do a TSV

Synopsyss IP Initiative

by Bryon Moyer

Synopsys is taking a holistic view of SoC design using IP, including hardware and software elements.

KLA-Tencors New Reticle Inspector

by Bryon Moyer

The challenges of the latest semiconductor nodes place an extra burden on reticle inspection.

Mentor Unifies Verification

by Bryon Moyer

What used to be independent tools now serve a higher-level verification flow.


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register