Dynamic Power Reduction in Flash FPGAs

Actel's flash-based FPGAs are the low-power leaders in the industry. In addition to utilizing low-power attributes of flash-based FPGAs, you can deploy several design techniques to further reduce overall power.

This application note describes various design techniques to help reduce dynamic power and accomplish this goal easily, presenting several coding scenarios with real-world results. This application note assumes that you are familiar with Actel flash FPGA architecture.

This document is organized in various sections:

• "Power Components and Dynamic Power"

• "Using SmartPower to Compute FPGA Power Profile"

• "Recommended Design Flow for Low-Power Designs"

• "Standard Techniques for Lowering Dynamic Power"

• "General Tips During Synthesis and Place-and-Route"

• "General Design Practice"

Want to Read More? Please Sign In

If you have already registered with us, you can sign in here to access this content. If not, register now and get full access to our entire On Demand library of webcasts, white papers and more. Registration is free. Click Here to Register


 
    submit to reddit  

Comments:

You must be logged in to leave a reply. Login »

Full Whitepaper Available for Download

If you already have registered with us, Sign In Here

Not a member yet? Register now!

It's free and will give you access to this and our entire collection of webcasts, videos, whitepapers and more. Register Now

Sign In  Register

Recent Article Mentions

Das Boot und Kryptographie

Microsemi Inserts Man-in-the-Middle to Encrypt Boot-up

Proliferating Programmability in 2014

Forecasting the FPGA Future

Sheep’s Clothing

Can FPGAs Pass as Processors?

IGLOO2 to You Too

Building a Bigger Better Igloo

Microsemi Goes Mainstream


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register