February 7, 2014

Higher Ground

Cadence Acquires Forte

by Amelia Dalton

Here at Fish Fry, when big news breaks, we swim to it. When the EE landscape changes, we evolve, lose our gills, begin breathing air, and start walking on land. This is one of those weeks. When we got wind that Cadence was in the process of acquiring Forte, we jumped on the chance to get the goods on this groundbreaking news story. My guest this week is Craig Cochran (Vice President, Corporate Marketing at Cadence Design Systems) and we discuss the growing adoption of high level synthesis and how Forte plays into the Cadence system-level design flow. Also this week, we check out how the Hybrid Memory Cube aims to take out DDR, and how FPGAs can help you with your HMC heavy lifting.


 

Listen to this episode

Download this episode (right click and save)

Links for February 7, 2014

Cadence to Enhance High-Level Synthesis Offering with Acquisition of Forte Design Systems

Fish Fry Episode with Brett Cline - Let Your EDA Light Shine

Fish Fry Episode with Sean Dart - Your Power Plane or Mine?

New Episode of Chalk Talk - Accelerating System Bandwidth with FPGAs and Hybrid Memory Cube


Channels

EDA. Semiconductor. Software.

 
    submit to reddit  

 

Listen to Previous Fish Frys

Download Fish Fry Today!
 
  

Fish Fry Executive Interviews

Moshe Gavrielov, CEO - Xilinx

Darrin Billerbeck, CEO - Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO - Carbon Design Systems

Sean Dart, CEO - Forte Design Systems

Kapil Shankar, CEO - SiliconBlue

Andy Pease, CEO - QuickLogic

Rajeev Madhavan, CEO - Magma 

Paul Kocher, President - Cryptography Research Inc.

Anupam Bakshi, CEO - Agnisys

Dave Kleidermacher, CTO - Green Hills Software

Robert Blake, CEO - Achronix

Jack Harding, CEO - eSilicon

Michiel Ligthart, COO - Verific

Adnan Hamid, CEO - Breker Technologies

Jeff Waters, VP and General Manager - Altera

Luc Burgun, CEO and President, EVE 

Comments:

You must be logged in to leave a reply. Login »

Related Articles

Optimization Moves Up a Level

Mentors RealTime Designer Rises to RTL

by Bryon Moyer

There are a lot of reasons why we can create so much circuitry on a single piece of silicon. Obvious ones include hard work developing...

Cheap Chips

ASICs for the Rest of Us

by Dick Selwood

We all know the story: ASIC starts are falling as the costs of the design tools, the mask sets and the manufacturing process are all...

Middle Child Syndrome

Is 20nm the Forgotten FPGA Node?

by Kevin Morris

28nm is a calm, mature node. Sure, everyone was excited when it was the first to reach modern price, performance, and cost levels. We applauded...

Life Under 20

New Equipment for the 1X Process Nodes

by Bryon Moyer

Were shrinking again. Were moving past the 20-nm node into the 16 or 14 realm (depending on how you or your marketing team counts it)....

A Quantum Computing Milestone

UCSB Team Achieves >99% Reliability

by Bryon Moyer

With most of the articles I write, I try to do more than just parrot what someone else said: I really try to understand what...

  • Feature Articles RSS
  • Comment on this article
  • Print this article

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register