New Sound in Town

Vesper Announces Piezoelectric Microphones

by Bryon Moyer

Microphones are not for the faint of heart. There is a sordid history of MEMS microphones, replete with big companies crying “Uncle!” and with legal vitriol.

Unlike something as “simple” as an accelerometer (with apologies to anyone that’s worked damned hard on a fine accelerometer), there’s been less rush to compete once everyone figured out how hard microphones can be.

And so we have a few deeply entrenched incumbents manning the sound.

But microphones still look interesting as an opportunity. We saw some time ago that multiple microphones are becoming a thing. Why? For the same reason that high-quality sound recording uses them. By recording an orchestra and the audience with two mikes, for example, you now have two tracks, and you can subtract the audience track from the orchestra track to get a cleaner version of the orchestra.  Read More


Industry News

October 20, 2014

VIA Technologies Cuts Silicon Test Time by 11X Using Synopsys' DFTMAX Ultra

Keysight Technologies Introduces CAN FD and SENT Triggering and Decode Options for InfiniiVision Oscilloscopes

Synopsys Introduces Industry's First On-Chip Memory Test and Repair Solution for Embedded Flash

Icon Labs Selected to Participate in Electronica 2014 Round-Table on Security

40V, 400mA(IOUT), 2.2MHz Step-Down Regulator with Dual Tracking LDOs

Kodak Alaris Adopts SpyGlass® for FPGA Flow

October 17, 2014

TI introduces industry’s first fully integrated LED matrix manager for adaptive automotive headlight systems

Analog Devices AD9135/6 2.8Gsps DACs Available from Mouser Electronics

October 16, 2014

20dB Gain Broadband Differential Amplifier Delivers 51dBm OIP3 Linearity & 2.9dB Noise Figure

Cadence Announces Industry’s First Multi-Protocol DDR4 and LPDDR4 IP Solution

Altera Expands Automotive-Grade Product Portfolio with Highly Integrated PowerSoCs

New tutorial shows how the IJTAG (IEEE P1687 Internal JTAG) standard improves validation, test and debug for chips and circuit boards

Anritsu Mobile Interference Hunting System Makes Locating Interferers Easier, Faster, and More Economical

October 15, 2014

Xilinx and SAI Technology Announce Availability of First All Programmable Software Defined Radio Reference Design for LTE User Equipment

Renesas Electronics Drives Improved Safety for Automotive Chassis Systems Requiring ASIL D Safety Standards

Industry's first 24-V, sinusoidal, sensorless, brushless DC motor driver quiets noise in fan and small pump applications

Zuken’s Enhanced Project Management Expertise to Benefit Global Customers

Coverity Releases Security Spotlight Report on Critical Security Defects in Open Source Projects

4DSP Breaks New Barrier in FMC Form Factor with 2.5GHz Instantaneous Analog Bandwidth Solution

Rad-Hard Voltage References from STMicroelectronics Deliver Stable Reliable Performance in All Conditions

Keithley Introduces IVy, the First Smart Device App for Source Measure Unit (SMU) Instruments

IRLYNX and CEA-Leti to Streamline New CMOS-based Infrared Sensing Modules Dedicated to Human-activities Characterization

Atmel Expands Metering Platform For Advanced Smart Energy Applications

October 14, 2014

Keysight Technologies Demonstrates Simulation, Debug, Validation and Test Solutions at MemCon

Artesyn Embedded Technologies Joins Wind River Titanium Cloud to Accelerate Development of Network Function Virtualization Solutions

LPRS and RS Components celebrate 25 years of working together with an Internet of Things (IoT) themed Design Competition

Synopsys Enables Superior Verification Planning and Coverage Analysis with Verdi Coverage

STMicroelectronics Exhibits Industry-Leading “Smart-Life” Solutions at i-SEDEX 2014

News Archive

Hello Rubber, Meet Road

Valencell’s Biometric Testing Takes IoT Out for a Spin

by Amelia Dalton

Return News Roundup

Power, Sensors, Clock Trees, Multicore and Compression Algorithms

by Dick Selwood

Do-It-Yourself Linux Machine

Synopsys ARC HS38 Processor Has An Embarrassment of Options

by Jim Turley

New Chips are HIPP

A Modest Proposal for a New Name

by Kevin Morris

Articles Archive

 

EEJournal On The Scene Video News
 Hosted by Amelia Dalton

editors' blog

IPSO Alliance Provides IoT Objects

posted by Bryon Moyer

If Things are going to talk to each other, they need to speak the same language. There are numerous efforts underway to help with that; the IPSO Alliance has announced their contribution. (16-Oct)

HyperWeave Brings IP to Remote Sensors

posted by Bryon Moyer

You can connect your sensor to WiFi if you have power handy. But what if your sensor lies far away from a power plug? (15-Oct)

Micrium’s Spectrum IoT Package

posted by Bryon Moyer

Micrium is trying to smooth the gap between tight real-time device needs and the Cloud. (9-Oct)

QuickLogic’s Next Sensor Hub Rev

posted by Bryon Moyer

QuickLogic released a new version of their ArcticLink 3 sensor hub (7-Oct)

Editors' Blog Archive

 

forum

New Sound in Town

Posted on 10/20/14 at 10:06 AM by bmoyer

bmoyer
What do you think about Vesper's piezoelectric approach to MEMS microphones?

New Chips are HIPP

Posted on 10/20/14 at 7:13 AM by dougafpga

Dick, I hadn't heard of Gartner (I guess it was Dataquest back then) coming up with the acronym FPGA.
I do recall Xilinx and MMI (their second source) briefly using the term PGA (when presumably they felt that LCA was not a broad enough term) but of cou…

Glass sculptures that look like knitted yarn

Posted on 10/17/14 at 6:03 PM by SteveNordquis4

SteveNordquis4
Spherical semiconductor retirees will tend to bring a dish or interconnect and SoC idea when invited to dinner.

The invisible umbrella

Posted on 10/16/14 at 6:30 PM by SteveNordquis4

SteveNordquis4
Hygroscopic motor technology! Model used to walk around with a 2-edged air knife, so that's her usual personal space give or take the pressure reservoir.

Typhoon microweather is in! No energy needed after the first 70kW to put the 'umbrella' up. Patent…

New Chips are HIPP

Posted on 10/16/14 at 10:46 AM by kevin

kevin
I thought about variations like HICP and HIPCP, but it seemed like they'd be pronounced too much like "hiccup," and having a hiccup in your design would be a bad thing.

New Chips are HIPP

Posted on 10/16/14 at 2:54 AM by Dick Selwood

Dick Selwood
The term FPGA was standardized by Gartner Group in its analysis. Gradually the manufacturers fell in line.
Today there is no Gartner so no generally recognized terminology.

New Chips are HIPP

Posted on 10/16/14 at 1:00 AM by pkfan

What about "HIPCP"? Heterogeneous Integrated Programmable Computing Platform.

New Chips are HIPP

Posted on 10/15/14 at 10:47 AM by kevin

kevin
I thought a lot about the "heterogeneous" versus "reconfigurable" part. There are subtle issues with both, I think. "Reconfigurable" seems to have historically referenced processing with only FPGA fabric. "Heterogeneous" has been used as "more than one ki…

New Chips are HIPP

Posted on 10/15/14 at 5:43 AM by dougafpga

I agree that we really need a name. I'm tired of writing "FPGAs and related programmable devices" all the time.
I almost don't care what that name is, as long as enough of us (users and vendors) agree on one.
HIPP is fine with me, but isn't the reconfi…

Forum Archive

subscribe to our weekly newsletters

twitter.png   rss.png    googleplus.png    linkedin.png    youtube.png    facebook.png



On Demand Archive

 Watch Chalk Talks
 On our New EE Journal YouTube Channel
 Hosted by Amelia Dalton

chalk talks

Accelerating System Bandwidth with FPGAs and Hybrid Memory Cube

Move over DDR, the Hybrid Memory Cube (HMC) is here! But, from a design perspective, care and feeding of the amazing HMC can be a lot more demanding than DDR. In this episode of Chalk Talk, Amelia Dalton and Manish Deo of Altera explain how powerful FPGAs can help you tame the HMC in your next design.

How To Save 99% on Your Next Mixed Signal ASIC Design (part 2 of a 3-part series)

In part 1 of this 3-part series, we talked about how you can save 75% on your next mixed-signal chip design - which was great, but we think we can do better than that. In this episode of Chalk TalkHD Amelia chats with Reid Wender of Triad Semiconductor about how you can dramatically reduce design costs and complexity even more. In this second epsiode of our 3-part Chalk TalkHD series, Amelia and Reid tell you how to save up to 99% on your design.

Vivado Design Suite: Integrated Design Environment

Software engineers have long depended on integrated design environments (IDEs) to help manage complex design processes. Now, hardware engineers can take advantage of the same complexity-taming level of integration. In this episode of Chalk Talk, Amelia Dalton explores the IDE in Vivado Design Suite with Brian Lay of Xilinx.

Developing Clean Efficient Power with LLC Resonant Converters with Infineon

Ready to get your black belt in DC power conversion? In this episode of Chalk Talk, Amelia Dalton chats with Sam Abdel-Rahman of Infineon about how to make a versatile, high-efficiency, LLC resonant mode power converter. So, buckle up, hit play, and get your DC on!

High Speed Data Acquisition and Software Defined Radio Made Simple

Building a hybrid computing platform from scratch is a huge and complicated project. Luckily, somebody has already done that work for you. In this episode of Chalk TalkHD Amelia chats with Justin Braun (4DSP) about how you can use pre-designed platforms to dramatically simplify these complex computing and data acquisition problems.

Scripted Flows in Vivado Design Suite

When you're using a new tool for the first time, a good GUI is great to have, but once you're up and running and automating a complex design process, scripted flows offer a much more powerful means of controlling your tools. In this episode of Chalk Talk, Amelia Dalton and Ron Plyler of Xilinx explore scripted flows in the Vivado design suite.

OpenCL on FPGAs: Accelerating Performance and Design Productivity

FPGAs have amazing capabilities when it comes to accelerating performance-critical algorithms at a tiny fraction of the power it would require to run them in software. The marriage of FPGAs with conventional CPUs could provide a truly remarkable high-performance computing platform. However, the problem has always been how to program it. In this episode of Chalk TalkHD Amelia chats with Albert Chang of Altera about about how OpenCL can now be used to program FPGAs. OpenCL is already very popular for programming systems with graphics processors (GPUs). Now, Altera has enabled us to use this same language to program FPGA+CPU systems.

Chalk Talk Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register